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Abstract—Finite state machines with input multiplexing (FSMIMs) 
have been proposed in previous works as a technique for efficient 
mapping FSMs into ROM memory. In this paper, we propose a new 
architecture for implementing FSMIMs, called FSMIM with state-based 
input selection, whose goal is to achieve a further reduction in memory 
usage. This paper also describes in detail the algorithms for generat-
ing FSMIMs used by the tool FSMIM-Gen, which has been developed 
and made available on the Internet for free public use. A compara-
tive study in terms of speed and area between FSMIM approaches 
and other field programmable gate array-based techniques is pre-
sented. The results show that the FSMIM approaches obtain huge 
reductions in the look-up table (LUT) usage by using a small num-
ber of embedded memory blocks. In addition, speed improvements 
over conventional LUT-based implementations have been obtained in 
many cases.
Index Terms—Embedded memory blocks (EMBs), finite state 
machine (FSM), field programmable gate array (FPGA), logic 
synthesis, ROM.
I. INTRODUCTION
In the last decade, the number of embedded memory 
blocks (EMBs) available in field programmable gate arrays (FPGAs) 
has increased greatly. The development of efficient techniques for 
implementing finite state machines (FSMs) using EMBs is a great 
challenge [1]–[6]. The reported advantages of ROM-based FSM 
implementations make it an interesting alternative to the conventional 
LUT-based implementations. Firstly, the use of EMBs frees look-
up tables (LUTs) that can be used for other general purposes [5]. 
Secondly, speed improvements have been obtained by the fact 
that EMBs have a fixed access memory time independently of its 
content [6]. Finally, a considerable power consumption reduction can 
be achieved by disabling EMBs during the idle states [4].
Most of the approaches for enhancing the performance of ROM-
based FSM implementations rely on a functional decomposition 
of the memory component into two elements: 1) a combinational 
address modifier and 2) a smaller memory component [1], [5], [7]. 
Senhadji-Navarro et al. [8] presented the fundamentals of a new 
approach called FSM with input multiplexing (FSMIM) whose 
main goal is to reduce the ROM memory depth. This approach
includes optimization techniques and an architecture, hereinafter 
called FSMIM with transition-based input selection (FSMIM-T),
which uses a multiplexer bank as address modifier. In [6], signifi-
cant speed improvements and area reductions have been obtained by
FSMIM implementations on FPGAs due to the following two facts: 
1) typically, a state transition involves many don’t care inputs [9] 
and 2) current FPGAs allow very efficient implementations of wide 
multiplexers by using dedicated multiplexers [10].
In this paper, we have made several new contributions with 
respect to those presented in [6] and [8]. Firstly, we describe in detail
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the optimization process involved in the FSMIM implementations.
Secondly, we propose a new architecture to implement FSMIMs,
called FSMIM with state-based input selection (FSMIM-S), with the
aim of further reducing the size of the ROM memory. Finally, we
present a comparative study between FSMIM and others techniques.
A tool called FSMIM-Gen for generating FSMIMs from FSMs have
been developed and distributed as open-source [11].
II. CONVENTIONAL ROM-BASED IMPLEMENTATION
The transition and output functions of an FSM can be implemented
using memory [12]. In this paper, we assume Mealy machines with
synchronous outputs because the EMBs available in current FPGAs
are synchronous. Fig. 1(a) shows the reference architecture for ROM-
based implementations of Mealy machines. The ROM stores the FSM
outputs and the next state of each FSM transition. The ROM size in
bits is
CROM = 2m|S|(n + p) ≤ 2m+p(n + p) (1)
where S is the set of states, m is the number of inputs, n is the
number of outputs, and p = ⌈log2|S|
⌉
is the number of state encod-
ing bits. The memory usage grows exponentially with the number
of inputs and the number of state encoding bits [12]. The speed is
degraded due to routing overhead when a large number of EMBs
is required. Moreover, if the memory depth exceeds the maximum
depth of the EMBs, then the speed is further reduced because some
LUTs are used for implementing the multiplexers required to join
the EMBs.
III. FSMIM
The FSMIM approach tries to reduce the depth of the ROM mem-
ory by reducing both the m and |S| values in (1). Let us define the
effective inputs of a state s as the subset of FSM inputs that are
relevant to determine the state transitions of s. For any given state,
the ROM could be addressed using only the effective inputs of the
state instead of all FSM inputs. If the maximum number of effective
inputs per state (denoted by m′) is less than m, then the ROM depth
can be reduced from 2m|S| to 2m′ |S|. For this purpose, a combina-
tional component called input selector bank (ISB) is used to select
the effective inputs of each state. The ISB is composed by m′ ele-
ments called input selectors. For each state, each input selector selects
one different effective input of the state from a subset of the FSM
inputs. The ISB selects m′ inputs no matter how many effective inputs
the present state has. For those states that have less effective inputs
than m′, only part of the selected inputs are effective; the rest are
don’t care values for the state. We will refer to them as don’t care
selected inputs (DCSIs). DCSIs can be exploited to form groups of
states that can be encoded with the same code. So, if all states are
grouped into N groups, then the ROM depth can be reduced to 2m′N
with N ≤ |S|. This allows to reduce the depth even in FSMs with
states sensitive to all inputs (i.e., m′ = m).
An optimization process is used to transform FSMs into FSMIMs
which can be implemented efficiently using both the FSMIM-S and
FSMIM-T architectures.
Fig. 1. ROM-based FSM architectures. (a) Conventional. (b) FSMIM-T.
(c) FSMIM-S.
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Fig. 2. Example of FSMIM generation. (a) ISS. (b) State encoding. (c) SG.
(d) Group encoding. (e) Truth table of the GE of FSMIM-S. (f) Truth table of
the second input selector of ASG3 for FSMIM-S. (g) Second input selector
of ASG3 for FSMIM-T (R12 and R02 are selection bits).
A. Optimization Process
Before describing the optimization process, we introduce the input
selection matrix (ISM), which represents the relationship between
states and effective inputs. Each row of the ISM contains the effective
inputs of a state and each column contains the FSM inputs connected
to an input selector. Let S = {s1, s2, . . . , sq} and X = {x1, x2, . . . , xm}
be the sets of states and inputs, respectively. Let us define an ISM
as a matrix A = (aij
) ∈ Mq×m′ , where aij ∈ X ∪ {0, 1,−} repre-
sents the input selected by the jth input selector for the state si. The
values 0 and 1 indicate that the input selector selects the constant
value 0 and 1, respectively, instead of an FSM input. For clarity,
the ISM matrix includes an additional column for representing either
the state si or the group to which si belongs. Fig. 2(a) shows the
ISM of a FSMIM with six states and three input selectors (see the
matrix A).
The optimization process starts with the input selector simplifica-
tion (ISS) procedure, which reduces the complexity of the ISB. In
general terms, input selectors with less number of inputs have bet-
ter performance in terms of speed and area. As the ISB is in
the critical path, the speed of the FSMIM implementation can be
enhanced by the ISS procedure. The proposed algorithm is based on
the classical dynamic-programming-based solution of the Knapsack
problem [13]. We have modified this algorithm in order to include
conflicts between items so that two items with conflicts cannot be
stored in the Knapsack. We will refer to it as Knapsack with con-
flicts (KC) problem. Unlike the classical algorithm, the KC problem
does not guaranty an optimal solution. Initially, each item represents
an FSM input. Two inputs have a conflict if they are effective inputs
of the same state. For example, in Fig. 2(a), the inputs x1, x5, and x6
have a conflict because they are effective inputs of the state s0. The
profit of each item (i.e., each FSM input) is equal to its weight.
The weight represents the number of states for which the input is
effective. A different Knapsack is required for each input selector
(or ISM column), so the ISS procedure requires m′ instances of the
KC problem. The subset of inputs assigned to each input selector is
determined by solving its corresponding KC problem. In each step
of the algorithm, one instance of the KC problem is solved. In the ith
step, the items not stored in the previous steps (0, 1, . . . , i − 1) are
used for the current KC problem. If it is not possible to include all
of the items in m′ Knapsacks, then an item is selected to be parti-
tioned into two different items which are treated as different inputs
although represent the same original input. So, the weights of the
new items are reduced and some conflicts could be eliminated. For
example, in Fig. 2(a), the input x1 can be partitioned into the items
x11 (the effective input x1 of the state s0) and x21 (the effective input x1
of states s1 and s2). So, x11 and x21 have a weight of 1 and 2, respec-
tively; and there are no conflict between x6 and x21. The algorithm
selects the partitioning that removes the greatest number of conflicts,
updates the weights and the conflict relation, and tries again to solve
the m′ instances of the KC problem.
Fig. 2(a) shows an example of the ISS procedure. The matrix A
is the initial ISM, which has six states and three input selectors
(with five, three, and two input signals). The matrix AISS is the ISM
obtained after the ISS procedure. The algorithm for the KC problem
has been applied three times (one for each input selector). In the first
round, the inputs x1, x2, and x3 have been assigned to the first input
selector (first column). The weights of x1, x2, and x3 are 3, 2, and 1,
respectively; this makes a total weight of 6 for the Knapsack related
to the first column (note that 6 is the maximum value). In addition,
x1, x2, and x3 do not have conflicts between them. Similarly, the
algorithm tries to allocate the rest of the items (x4, x5, and x6) in the
rest of the columns (one by one). In this example, no partition has
been required. As a result of the ISS procedure, the input selectors
have three, two, and one input signals.
After the ISS procedure, the state grouping (SG) procedure is
applied to further reduce the memory depth which can also result
in speed improvements [12]. A group of states can be encoded with
the same encoding bits if exists an assignment of values 0 and 1 to
the DCSIs that allows to allocate the transitions of these states in
different words of the ROM. We will refer to these groups of states
simply as groups. The constant values 0 and 1 must be selected by the
ISB in the same way that the FSM inputs (note that the ISM include
these values). For example, the states s2 and s3 of AISS [see Fig. 2(a)]
have been identified by the same group g23 due to the second input
selector selects 0 for s2 and 1 for s3 [see ASG1 in Fig. 2(c)]. Let us
say that the states s2 and s3 have been grouped into the group g23.
So, in the FSM transitions, the next states s2 and s3 are replaced by
the next group g23 with the input selections (x1, 0,−) and (x2, 1,−),
respectively.
Given an ISM, the SG procedure can be summarized as follows.
The algorithm processes the different columns of the ISM one by
one. The DCSIs of each column are set to 0 or 1 in order to create
new groups. The ISM is updated before the next column is processed.
Both the order in which the columns are processed and the order in
which the groups are created have influence in the final number of
groups obtained. FSMIM-Gen uses different sorting strategies and
selects the best solution. The distribution of the DCSIs in the ISM
determines the minimum number of groups that can be obtained.
However, the distribution of the DCSIs is obtained by the ISS proce-
dure and it is not changed by the SG procedure to avoid increasing
the complexity of the ISB.
Fig. 2(c) shows an example of the SG procedure applied to AISS
[see Fig. 2(a)]. Initially, the number of groups is equal to the number
of FSM states (G = {s0, s1, s2, s3, s4, s5}). In the first step, s2 and
s3 are grouped into g23 by fixing the DCSIs of the second column
(see ASG1 ). Next, g23 and s1 are grouped into g123 by fixing the
related DCSIs to 0 and 1 (see ASG2 ). Finally, s4 and s5 are grouped
into g45 (see ASG3 ). The SG procedure reduces the number of groups
from 6 to 3 (G = {s0, g123, g45}). So, the number of encoding bits
is reduced from 3 to 2.
B. FSMIM-T Architecture
The FSMIM-T architecture is shown in Fig. 1(b). In this archi-
tecture, the ISB is a multiplexer bank. The bits used to control the
multiplexers, called selection bits, are stored in the ROM memory.
Fig. 2(g) shows the input selector of the second column of ASG3 [see
Fig. 2(c)]. For each FSM transition, the ROM contains the FSM out-
puts, the next group, and the selection bits for the next state. The
ROM size in bits is
CFSMIM−T = 2m′ |G|
(
n + p′ + r) ≤ 2m′+p′(n + p′ + r) (2)
where G is the set of groups, p′ = ⌈log2|G|
⌉
is the number of group
encoding bits, and r is the number of selection bits. In Fig. 2(c),
r = 6 for ASG3 . Each state encoding bit saved by grouping states
requires the values 0 and 1 to be assigned to at least one different
ISM column. Moreover, a column with constants needs at least two
selection bits [e.g., in Fig. 2(c), the third column of ASG3 requires two
selection bits to select 0, 1, or x6]. So, p′+r > p (i.e., the ROM width
increases). However, the width increment has less influence on the
speed and size of the ROM than the depth reduction [12]. The goal of
the FSMIM-T architecture is to use a very efficient implementation of
the ISB in terms of speed and area. This is achieved by using multi-
plexers, which can be implemented efficiently in current FPGAs [10].
The inclusion of the selection bits in the ROM allows to reach the
objective at the expense of increasing the ROM width with respect
to the conventional ROM-based implementations (CONV-ROMs).
C. FSMIM-S Architecture
The FSMIM-S architecture is shown in Fig. 1(c). This architecture
has been proposed to allow the implementation of FSMIM with less
memory resources than those required by FSMIM-T. The address
modifier is composed by two combinational components: the ISB
and the group encoder (GE). Unlike the ISB of FSMIM-T, the ISB
of FSMIM-S is controlled by the present state encoding bits. GE is
a combinational component with p inputs and p′ outputs that generate
the encoding bits of the group to which the present state belongs.
The performance of ISB and GE depends on the state and group
encoding. Fig. 2 shows the truth tables of the GE [see Fig. 2(e)] and
of the second input selector [see Fig. 2(f)]. Both are obtained from
ASG3 [see Fig. 2(c)] by using the encoding of states and groups shown
in Fig. 2(b) and (d), respectively.
TABLE I
PARAMETERS OF THE FSMS USED IN THE EXPERIMENTS
Like in the conventional ROM-based architecture, each word of
the ROM stores the FSM next state and outputs. So, this architecture
can reduce the depth of the ROM with respect to the conventional
ROM-based architecture without increasing the width. The ROM size
in bits is
CFSMIM−S = 2m′ |G|(n + p) ≤ 2m′+p′(n + p). (3)
From (1) to (3), it can be seen that CFSMIM−S ≤
min{CFSMIM−T, CROM}. This memory reduction is achieved at
expense of increasing the number of used LUTs due to the implemen-
tation of a more complex address modifier. So, FSMIM-S is usually
slower than FSMIM-T.
IV. EXPERIMENTAL RESULTS
In this paper, we have used Xilinx ISE Design Suite 13.4 and the
xc6slx75-3 FPGA device (Virtex-6). This device includes 172 EMBs
of 18 Kbits which can be configured as two independent EMBs
of 9 Kbits. The techniques CONV-ROM, ISE LUT-based imple-
mentation (LUT-ISE), ISE EMB-based implementation (EMB-ISE),
FSMIM-T implementation, and FSMIM-S implementation have been
compared. The FSMIM technique can be applied to a FSM if m′ < m
and/or if two or more states can be grouped after the ISS procedure
(i.e., there is at least one ISM column with at least two DCSIs).
We have used MCNC benchmarks [14] and 150 FSMs generated by
BenGen tool [15]. We have discarded the cases in which the FSMIM
cannot be applied and the cases whose CONV-ROM requires only one
9 Kbits EMB (i.e., no further reduction can be obtained). The final
number of FSMs used in the experiments was 73. However, ten of
these cases cannot be implemented in the target FPGA device using
CONV-ROM and/or EMB-ISE due to their high resource require-
ments. These cases have been excluded from the tables to allow
a proper comparison (we will refer to them as unsuccessful cases).
Table I shows the mean, standard deviation, minimum value, quar-
tiles, and maximum value of the architectural parameters and of the
speed and area results of the reference techniques (i.e., CONV-ROM
and ISE-LUT). When a residual 9 Kbits EMB is used by ISE, it
is computed as 0.5 EMB. The parameters of FSMIM are shown
normalized with respect to the corresponding parameters of the FSM.
Firstly, we compare the speed increment of each technique with
respect to LUT-ISE because it is the standard technique and it does
not use EMBs (see Table II). The statistic measures shown in this
and other similar tables are: mean, standard deviation, minimum
value, quartiles, and maximum value. Both FSMIM-T and CONV-
ROM achieve a positive average increment. Although CONV-ROM
obtains the best results, the percentage of the cases where each
technique is faster than LUT-ISE is slightly greater for FSMIM-T
(see “Hit” column). In fact, FSMIM-T achieves the highest operat-
ing frequency in the 11% of the cases. As expected, FSMIM-S gets
TABLE II
SPEED INCREMENT WITH RESPECT TO LUT-ISE (%)
Fig. 3. Speed increment in percentage of the ROM-based techniques with
respect to CONV-ROM versus the ROM depth of CONV-ROM.
TABLE III
REDUCTION OF THE NUMBER OF USED EMBS WITH
RESPECT TO CONV-ROM (%)
worse results than FSMIM-T because the address modifier is more
complex. Despite this, FSMIM-S is faster than LUT-ISE in the 38%
of the cases (the increment is greater than or equal to 15% for the 25%
of the cases). Clearly, the worst results are obtained by EMB-ISE.
Compared to CONV-ROM, the FSMIM-S and FSMIM-T tech-
niques are faster in 13% and 30% of the cases, respectively. In
addition, as shown in Fig. 3, the speed increment of the FSMIM-based
architectures with respect to CONV-ROM tends to increase with the
increasing of the ROM depth of CONV-ROM. This shows the impact
of the ROM depth reduction on speed. In fact, for the five cases in
which the ROM depth is greater than the maximum EMB depth, the
average speed increment of FSMIM-S and FSMIM-T are 115% and
131%, respectively. In the unsuccessful cases, the ROM depth are
always greater than 105; so, in a larger target device, it is expected
further increments.
Let us now present a comparison of area between the different
techniques. First, we analyze the EMB reduction of the different
ROM-based techniques with respect to CONV-ROM (see Table III).
Again, the worst technique is EMB-ISE. FSMIM implementations
use much less memory than the other techniques (in the half of the
cases, the EMB reduction is greater than or equal to 50% for both
FSMIM-based architectures). As expected, FSMIM-S always uses
a number of EMBs less than or equal to FSMIM-T. We highlight
that, in six of the unsuccessful cases, CONV-ROM requires more
EMBs than those available in any device of the Virtex-6 family while
FSMIM-S and FSMIM-T require only 2.9 and 5.6 EMBs on average,
respectively.
In order to evaluate the number of LUTs saved in the implemen-
tation of FSMs by using EMBs, we have calculated the reduction of
the number of used LUTs with respect to LUT-ISE (see Table IV).
The worst technique is EMB-ISE, which uses more LUTs than
LUT-ISE on average despite the fact that it uses a considerable
number of EMBs. The average reduction is greater than 80% for
TABLE IV
REDUCTION OF THE NUMBER OF USED LUTS WITH
RESPECT TO LUT-ISE (%)
TABLE V
NUMBER OF SAVED LUTS PER USED EMB
TABLE VI
COMPARATIVE OF FSMIM-S RESULTS WITH
RESPECT TO FSMIM-T (%)
CONV-ROM and FSMIM-based techniques. Therefore, in these tech-
niques, the use of EMBs allows a huge reduction of the LUT usage.
As expected, CONV-ROM obtains the best results. However, the aver-
age reduction of FSMIM-T is very close to that of CONV-ROM
despite the fact that CONV-ROM do not include any address mod-
ifier. We have also calculated the number of saved LUTs per used
EMB for each technique (see Table V). Although both FSMIM imple-
mentations achieve better results than CONV-ROM, FSMIM-S is the
most effective technique for saving LUTs.
Table VI shows a comparison between FSMIM-S and FSMIM-T.
We have used the cases in which FSMIM-T requires more than
one 9 Kbits EMB (the unsuccessful cases have also been included).
FSMIM-S reduces significantly the number of EMBs at expense of
a little speed reduction. Although the relative LUT increment of
FSMIM-S is high, the number of used LUTs (22 on average) is not
significant compared to the number of saved LUTs (446 on average).
The number of saved LUTs of FSMIM-S is only 12% less than
FSMIM-T on average; however, it is important to highlight that
FSMIM-S saves 45% more LUTs per used EMB.
V. CONCLUSION
Regarding the area results, the studied techniques could be sorted
in ascending order of EMB usage and descending order of LUT usage
as follows: LUT-ISE, FSMIM-S, FSMIM-T, and CONV-ROM. The
possibility of exploiting all kinds of resources available in FPGAs
allows to fit the design into a smaller (and cheaper) device. FSMIM-
based architectures allow to find an adequate tradeoff between LUT
and EMB usage. In fact, they obtain huge reductions in the LUT
utilization by using a reasonable number of EMBs. The proposed
FSMIM-S architecture extends the number of available alternatives
for satisfying the area constraints. FSMIM-S is the best design option
when the number of unused EMBs is limited. Otherwise, FSMIM-T
is a better option if the speed is critical. Although CONV-ROMs
with small ROM depth are faster on average than FSMIM imple-
mentations, this trend is reversed when the ROM depth increases.
We think that FSMIM-Gen is a useful tool for integrating the use of
EMBs in the conventional design flow.
In future work, we plan to enhance the performance of the FSMIM
technique. Recently, we have modeled the ISS optimization prob-
lem as a new generalization of the classical hitting set problem,
and proposed an integer linear programming formulation [16]. We
plan to integrate this formulation into FSMIM-Gen. Moreover, we
will study the influence of the state and group encoding on the per-
formance of the ISB and GE of FSMIM-S-based implementations.
We plan to integrate an algorithm for finding efficient encoding into
FSMIM-Gen.
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